

Simulink Modeling of Novel Hybrid H-Bridge Inverter for Smart Grid Application

Ch.Venkateswra rao,¹ S.S.Tulasiram,² Arun Kumar Rath³

¹(PHD scholar, Department of EEE, JNTUK, Kakinad, India)

²(Professor in Department of EEE, JNTUH, Hyderabad, AP India)

³(Asst. Professor in Department of EEE, GIET, Gunupur, India)

Abstract: Hybrid H- bridge inverter. The proposed novel cascaded Hybrid H-bridge produces higher voltage levels with less number this paper presents a single-phase multistring Multi-level photovoltaic (PV) inverter topology for Micro grid-connected PV systems with a novel of devices. This will reduce the number of gate drives and protection circuits requirement, this inurn reduces the cost increase the reliability. Design Procedure for various components of single Hybrid H- bridge cell is given. A cascaded Grid connected PV topology is proposed. Finally a Matlab/Simulink based model is developed and simulation results are presented.

Keywords: PVCell, Hybridge H-bridge, Multi-lebel phovoltaic(PV) inverter, Matalab/Simulink, Micro grid-connected PV System;

I. Introduction

Natural quantity available, it has been spotlighted as the future energy sources of promising potentiality, due As the PV system is clean and large enough in the to the stable supply of the energy and alternative method of responding to the problem of the earth environment followed by the increase of the demand for the electric power supply. Solar-electric-energy demand has grown consistently by 20%–25% per annum over the past 20 years, which is mainly due to the decreasing costs and prices. This decline has been driven by the following: 1) an increasing efficiency of solar cells; 2) manufacturing-technology improvements; and 3) economies of scale [2]. A PV inverter, which is an important element in the PV system, is used to convert dc power from the solar modules into ac power to be fed into the grid. A general overview of different types of PV inverters is given in [3] and [4].

In recent years, multilevel converters have shown some significant advantages over traditional two-level converters, especially for high power and high voltage applications. In addition to their superior output voltage quality, they can also reduce voltage stress across switching devices. Since the output voltages have multiple levels, lower dv/dt is achieved, which greatly alleviates electromagnetic interference problems due to high frequency switching. Over the years most research work has focused on converters with three to five voltage levels, although topologies with very high number of voltage levels were also proposed. In general, the more voltage levels a converter has the less harmonic and better power quality it provides. However, the increase in converter complexity and number of switching devices is a major concern for multilevel converter. There are several topologies available, being the Neutral Point Clamped [5], Flying Capacitor [6] and Cascaded H bridge inverter [7] the most studied and used. In recent years many variations and combinations of these topologies have been reported, one of them is the cascaded H-bridge [7-10].

II. HIGH POWER CONVERTERS CLASSIFICATIONS




Figure 1 Classification of High power Converters

Fig.1 shows the classification of high power converters. Out of all converters Cascaded bridge configuration is more popular. Cascaded bridge configuration is again classified into 2 types 1) Cascaded Half Bridge 2) Cascaded Full Bridge or Cascaded H-Bridge. In this paper a novel cascaded hybrid H- Bridge topology is proposed for PV application.

A Half H-Bridge




Figure 2 Half Bridge

Fig.2 shows the Half H-Bridge Configuration. By using single Half H-Bridge we can get 2 voltage levels. The switching table is given in Table 1

Table 1. Switching table for Half Bridge

Switches Turn ON	Voltage Level
S2	$V_{dc}/2$
S1	$-V_{dc}/2$

B Full H-Bridge




Figure. 3 Full H-Bridges

Fig.3 shows the Full H-Bridge Configuration. By using single H-Bridge we can get 3 voltage levels. The number output voltage levels of cascaded Full H-Bridge are given by $2n+1$ and voltage step of each level is given by V_{dc}/n . Where n is number of H-bridges connected in cascaded. The switching table is given in Table2

C Hybrid H-Bridge




Table 2. Switching table Full Bridge

Switches Turn ON	Voltage Level
S1,S2	V_{dc}
S3,S4	$-V_{dc}$
S4,D2	0

Figure. 4 Hybrid H-Bridges

Fig. 4 shows the Hybrid H-Bridge configuration. By using single Hybrid H-Bridge we can get 5 voltage levels. The number output voltage levels of cascaded Hybrid H-Bridge are given by $4n+1$ and voltage step of each level is given by $V_{dc}/2n$. Where n is number of H-bridges connected in cascaded. The switching table of Hybrid H-Bridge is given in Table 3.

Table 3. Switching table for Hybrid H-Bridge

Switches Turn On	Voltage Level
Sa, S2	$V_{dc}/2$
S1,S2	V_{dc}
S4,D2	0
Sa,S3	$-V_{dc}/2$
S3,S4	$-V_{dc}$

D Cascaded Hybrid H-Bridge




Figure 5. Cascaded Hybrid H-Bridges

The proposed CHHB uses less number of switches to produce more voltage levels. This will reduce Gate Drivers and protection circuit requirement thus it reduce cost and complexity of the circuit. For example for 9 level output the proposed converter uses 10 switches but cascaded H- Bridge converter uses 12 switches. This difference increases as the number of output voltage levels increases

Table 4 Switching table for Cascaded Hybrid H-Bridge

Switches Turn On	Voltage Level
Sa,S2,S8,D6	$V_{dc}/4$
S1,S2,S8,D6	$2V_{dc}/4$
S1,S2,Sb,S6	$3V_{dc}/4$
S1,S2,S5,S6	V_{dc}
S4,D2,S8,D6	0
Sa,S3,S8,D6	$-V_{dc}/4$
S3,S4,S8,D6	$-2V_{dc}/4$
S3,S4,Sb,S7	$-3V_{dc}/4$
S3,S4,S7,S8	$-V_{dc}$

III. DESIGN OF PROPOSED NOVEL HYBRID H-BRIDGE INVERTER

A. Device Current

The IGBT and DIODE currents can be obtained from the load current by multiplying with the corresponding duty cycles. Duty cycle,

$$d = \frac{1}{2}(1 + K_m \sin \omega t)$$

Where, m = modulation index $K = +1$ for IGBT, -1 for Diode.

$$i_{ph} = \sqrt{2} I \sin(\omega t - \phi)$$

Where i = RMS value of the load (output) current,

ϕ = Phase angle between load voltage and current.

Then the device current can be written as follows.

$$\therefore i_{device} = \frac{\sqrt{2}}{2} I \sin(\omega t - \phi) * (1 + km \sin \omega t)$$

The average value of the device current over a cycle is calculated as

$$i_{avg} = \frac{1}{2\pi} \int_{\phi}^{\pi+\phi} \frac{\sqrt{2}}{2} I \sin(\omega t - \phi) * (1 + k m \sin \omega t) d\omega t$$

$$= \sqrt{2} I \left[\frac{1}{2\pi} + \frac{K m}{8} \cos \phi \right]$$

The device RMS current can be written as

$$i_{rms} = \sqrt{\int_{\phi}^{\pi+\phi} \frac{1}{2\pi} (\sqrt{2} I \sin(\omega t - \phi))^2 * \frac{1}{2} * ((1 + k m \sin \omega t) d\omega t) = \sqrt{2} I \sqrt{\left[\frac{1}{8} + \frac{K m}{3\pi} \cos \phi \right]}$$

B. IGBT Loss Calculation


IGBT loss can be calculated by the sum of switching loss and conduction loss. Where conduction loss can be calculated by,

$$P_{on(IGBT)} = V_{ceo} * I_{avg(igbt)} + I_{rms(igbt)}^2 * r_{ceo}$$

$$I_{avg(igbt)} = \sqrt{2} I \left[\frac{1}{2\pi} + \frac{m}{8} \cos \phi \right]$$

$$I_{rms(igbt)} = \sqrt{2} I \sqrt{\left[\frac{1}{8} + \frac{m}{3\pi} \cos \phi \right]}$$

Values of V_{ceo} and r_{ceo} at any junction temperature can be obtained from the output characteristics (I_c vs. V_{ce}) of the



IGBT as shown in Fig .6.

Figure 6 IGBT output characteristics

The switching losses are the sum of all turn-on and turn-off energies at the switching events

$$E_{sw} = E_{on} + E_{off} = a + b I + c I^2$$

Assuming the linear dependence, switching energy $E_{sw} = (a + b I + c I^2) * \frac{V_{DC}}{V_{nom}}$

Here V_{DC} is the actual DC-Link voltage and V_{nom} is the DC-Link Voltage at which E_{sw} is given. Switching losses are calculated by summing up the switching energies.

$$P_{sw} = \frac{1}{T_o} \sum_n E_{sw} (i)$$

Here 'n' depends on the switching frequency.

$$P_{sw} = \frac{1}{T_o} \sum_n (a + b I + c I^2)$$

$$= \frac{1}{T_o} \left[\frac{a}{2} + \frac{b I}{\pi} + \frac{c I^2}{4} \right]$$

After considering the DC-Link voltage variations switching losses of the IGBT can be written as follows.

$$P_{sw(IGBT)} = f_{sw} \left[\frac{a}{2} + \frac{b I}{\pi} + \frac{c I^2}{4} \right] * \frac{V_{DC}}{V_{nom}}$$

So, the sum of conduction and switching losses gives the total losses.

$$P_{T(IGBT)} = P_{on(IGBT)} + P_{sw(IGBT)}$$

C. Diode Loss Calculation

The DIODE switching losses consists of its reverse recovery losses and the turn-on losses are negligible.

$$E_{rec} = a + bI + cI^2$$

$$P_{sw(DIODE)} = f_{sw} \left[\frac{a}{2} + \frac{bI}{\pi} + \frac{cI^2}{4} \right] * \frac{V_{DC}}{V_{nom}}$$

So, the sum of conduction and switching losses gives the total DIODE losses.

$$P_{T(DIODE)} = P_{on(DIODE)} + P_{sw(DIODE)}$$

The total loss per one switch (IGBT+DIODE) is the sum of one IGBT and DIODE loss.

$$P_T = P_{T(IGBT)} + P_{T(DIODE)}$$

D. Thermal Calculations

The junction temperatures of the IGBT and DIODE are calculated based on the device power losses and thermal resistances. The thermal resistance equivalent circuit for a module is shown in Fig 7. In this design the thermal calculations are started with heat sink temperature as the reference temperature. So, the case temperature from the model can be written as follows.

$$T_c = P_T R_{th(c-h)} + T_h$$

Here $R_{th(c-h)}$ = Thermal resistance between case and heat sink

$$P_T = \text{Total Power Loss (IGBT+DIODE)}$$

IGBT junction temperature is the sum of the case temperature and temperature raise due to the power losses in the IGBT.

$$T_{j(IGBT)} = P_{T(IGBT)} R_{th(j-c)IGBT} + T_c$$

DIODE junction temperature is the sum of the case temperature and temperature raise due to the power losses in the DIODE.

junction temperatures. In order to make the calculated values close to the actual values,

$$T_{j(DIODE)} = P_{T(DIODE)} R_{th(j-c)DIODE} + T_c$$

The above calculations are done based on the average power losses computed over a cycle. So, the corresponding thermal calculation gives the average junction temperatures. In order to make the calculated values close to the actual values,

transient temperature values are to be added to the average junction temperatures.




Figure. 7 Thermal resistance equivalent circuit

E. DC-Capacitor Selection

The required capacitance for each cell depends on the allowable ripple voltage and the load current. The rms ripple current flowing into the capacitor can be written as follows and the ripple current frequency is double the load current frequency (Hybrid H-Bridge).




Figure. 8 Hybrid H- Bridge converter

$$I_c = -\frac{I}{V_{dc}} \frac{1}{2} (|U_{ac}| * K + I\omega L) \sin(2\omega t)$$

Since the value of 'L' is very small, the above equation can be written as below.

$$I_c = -\frac{I}{V_{dc}} \frac{1}{2} (|U_{ac}| * K) \sin(2\omega t)$$

$$I_c = -K \frac{1}{2} \frac{|U_{ac}|}{V_{dc}} * \sin(2\omega t) = -K \frac{m}{2} \sin(2\omega t)$$

Here 'm' is the modulation index.

$$\text{Here } I_{cp} = C \frac{du_{pp}}{dt}$$

$$\frac{m}{2} I \sqrt{2} = C 2\omega * \Delta V V_{dc}$$

$$C = \frac{m}{4\omega} \frac{1}{\Delta V V_{dc}} \sqrt{2} I$$

IV. PROPOSED PV SYSTEM




Figure. 9. Grid Connected PV System

The general block diagram of PV system is shown here. The PV string converts solar radiation into DC. Here we are using DC/DC Boost converter to increase the output voltage. The output inverter converts DC into AC and feeding into the grid. The proposed system uses small PV array cascading to produce higher voltage output. This system reduces overall cost and complexity. The Fig.8 shows the proposed PV configuration.

V. SIMULINK MODELING AND SIMULATION RESULTS

Fig. 10 Shows the Matlab/Simulink model of complete PV system. It consists of PV array block, DC/DC converter Block, Hybrid H-Bridge Block.




Figure. 10 Matlab/Simulink model of Hybrid H-bridge

Fig. 11 shows the inverter input DC voltage and Multilevel AC output voltage. Fig. 12 Shows the five level output of the Hybrid H-Bridge. Fig.13 shows the grid voltage and current wave forms.




Figure.11 Inverter Input and Output



Figure12. Five level output of Hybrid H-bridge




Figure13 Grid voltage and Grid current

VI. CONCLUSION

This paper presents a single-phase multistring Multi-level photovoltaic (PV) inverter topology for grid-connected PV systems with a novel hybrid H- bridge inverter. The proposed novel cascaded Hybrid H-bridge produces higher voltage levels with less number of devices. This will reduce the number of gate drivers and protection circuits requirement, this in turn reduces the cost increase the reliability. Design Procedure for various components of single Hybrid H- bridge cell is given. A cascaded Grid connected PV topology is proposed. Finally a Matlab/Simulink based model is developed and simulation results are presented.

REFERENCES

- [1] grid connected inverter for photovoltaic solar power generation system,” in Proc. IEEE PowerCon, Oct. 2002, vol. 1, pp. 570–573.
- [2] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. PortilloGuisado, M. A. M. Prats, J. I. Leon, and N.Moreno-Alfonso, “Power-electronic systems for the grid integration of renewable energy s[1] N. A. Rahim and S. Mekhilef, “Implementation of three-phase sources: A survey,” IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1002–1016, Aug. 2006.
- [3] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, “A review of single-phase grid connected inverters for photovoltaic modules,” IEEE Trans. Ind. Appl., vol. 41, no. 5, pp. 1292–1306, Sep/Oct. 2005.
- [4] S. Daher, J. Schmid, and F. L.M. Antunes, “Multilevel inverter topologies for stand-alone PV systems,” IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2703–2712, Jul. 2008.
- [5] M. Meinhardt and G. Cramer, “Past, present and future of grid-connected photovoltaic- and hybrid-power-systems,” in Proc. IEEE-PES Summer Meeting, Jul. 2000, vol. 2, pp. 1283–1288.
- [6] S. Kouro, J. Rebolledo, and J. Rodriguez, “Reduced switching-frequency modulation algorithm for high-power multilevel inverters,” IEEE Trans.Ind. Electron., vol. 54, no. 5, pp. 2894–2901, Oct. 2007.
- [7] S. J. Park, F. S. Kang, M. H. Lee, and C. U. Kim, “A new single-phase five level PWM inverter employing a deadbeat control scheme,” IEEE Trans. Power Electron., vol. 18, no. 18, pp. 831–843, May 2003.
- [8] L. M. Tolbert and T. G. Habetler, “Novel multilevel inverter carrier-based PWM method,” IEEE Trans. Ind. Appl., vol. 35, no. 5, pp. 1098–1107, Sep/Oct. 1999.
- [9] Y. Liu, H. Hong, and A. Q. Huang, “Real-time calculation of switching angles minimizing THD for multilevel inverters with step modulation,” IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 285–293, Feb. 2009.
- [10] N. S. Choi, J. G. Cho, and G. H. Cho, “A general circuit topology of multilevel inverter,” in Proc. IEEE 22th Annu. PESC, Jun. 24–27, 1991, pp. 96–103.
- [9] L.M.Tolber, T.G.Habetler, “Novel Multilevel inverter Carrier based PWM Method,” IEEE Ind.Appli., vol.35. Pp.1098-1107. Sep/Oct 1999.
- [10] Holmes, D. G. and Lipo, T. A., Pulse width modulation for power converters: principles and practice, IEEE.
- [11] T.H.Barton, "Pulse Width Modulation Waveforms – The Bessel Approximatilon", IEEE-IAS Conference Record,

Authors Profile



Ch. Venkateswara Rao received his M.Tech degree from JNTUK, Kakinada and U.G from IE (India), Kolkata) in the year 1993. A life member in ISTE and IAENG. This Author won first prize in Energy conservation Award for the year 2009. He is currently working as a professor in the department of EEE in Gandhi Institute. of Engineering and Technology, Gunupur, Odisha He guided many.UG & PG Projects. He is having overall Industrial &Teaching experience of 18 years. His major Research interests are Energy Conservation and Smart Grid technologies.



S STulsiram working as a Professor in the Department of EEE in JNTUH, Hyd. He has 30 years of Teaching experience. He is former Head of the department of EEE, JNTUCE, Kakinada. The Author has Published many papers in International & National Journals/ Conferences. His research interests are Power Systems, High Voltage Engineering & smart grid technologies.



Arun Kumar Rath received his M. Tech Degree in Power Electronics and Drives from GIET, Gunupur under BPUT and UG from BPUT. A life time member of ISTE and also a life time member of SESI & IAENG. He working as a Asst. professor in EEE Department at Gandhi institute of engineering & Technology. He is having overall more than 9 years experiences in Industrial and teaching fields. His interest areas are Power system engineering and Power Electronics & smart grid technologies.