Implementation of Low Power and High Speed encryption Using Crypto-Hardware

G.VijayaBharathi, K.VasuBabu, M.tech, Asst.Prof, VVIT, Nambur, Guntur.

ABSTRACT: Cryptographic algorithms such as International Data Encryption Algorithm (IDEA) have found various applications in secure transmission of the data in networked instrumentation and distributed measurement systems. Modulo 2n + 1 multiplier and squarer play a pivotal role in the implementation of such crypto-algorithms. In this work, an efficient hardware design of the IDEA (International Data Encryption Algorithm) using novel modulo 2n + 1 multiplier and squarer as the basic modules is proposed for faster, smaller and low-power IDEA hardware circuits. Novel hardware implementation of the modulo 2n + 1 multiplier is shown by using the efficient compressors and sparse tree based inverted end around carry adders is given. The novel modules are applied on IDEA algorithm and the resulting implementation is compared both qualitatively and quantitatively with the IDEA implementation using the existing multiplier/squarer implementations. Experimental measurement results show that the proposed design is faster and smaller and also consume less power than similar hardware implementations making it a viable option for efficient hardware designs. Yet, despiteits sophistication, many future attempts at crackingDESshowedsignificant signsofsuccess.Forexample, thedistributive computing approachofspreadingcracking computationpoweroverthe Internet earnedRockeVerserandMichael Sandersthe ofthe1997DESChallenge.DESChallenge Π prize wasalso crackedthefollowingyear.WiththeinventionoftheElectronic FrontierFoundationDESCracker, itwasshownthat a 56-bit keyprotectionisinsufficient againstexhaustivesearchemployedwithtoday'stechnology. Therefore, there wasanurgentcallforastrongersecret-keyencryptionalgorithm.IDEAwasone of the algorithmstoanswerthatcall.

Key words — modulo 2n + 1 multiplier; International Data Encryption Algorithm (IDEA); Sparse-tree adder; Power/area/speed measurement;

I. INTRODUCTION

highsecurityincommunicationschannels, networkedInstrumentation and distributed measurement Thedemand for systemsisevergrowing rapidly.Theconfidentiality andsecurityrequirementsarebecomingmoreandmoreimportant protectthedata transmittedandreceived. Thisleadsto the need for efficient design of cryptographic algorithms which offer data integrity, authentication, non-repudiation and confidentiality of the encrypted data across the communication channels.Variouscryptographic algorithmshavebeenstudied andimplemented toensuresecurityofthesesystems.Inthis paper,modulo2n+1multiplier hasbeenmuchfocusasithas found itsimportant roleinIDEAalgorithm. Forexample, the threemajoroperationsthatdecidetheoverallperformanceand delayoftheIDEA [1,4,15]aremodulo2¹⁶ addition,bitwise XOR and modulo2¹⁶+1 multiplicationand $GF(2^n)$ Montgomery multiplication and modular exponentiation canthe beimplementedusingrepeatedmultiplication andsquaringof thevectors. Among these operations, improving the delay and power efficiency of the modulo 2ⁿ +1multiplicationoperation leadstosignificant increase in the performance of the entire cryptographic cipher.

implementationsofthe Numeroushardware IDEAalgorithmareproposed in the literature using different modulo 2¹⁶+1multiplierarchitectures.TheIDEAalgorithmhasbeen implementedinsoftware[3]onIntelPentiumII445MHzwith encryptionrateof23.53Mb/Sec.Later,IDEAwasrealized on hardwarechipbyCurigeret al [1]withencryptionratesup to 177Mb/sec.Byusingabit-serialimplementation enablestheIDEAtobefully,pipelinedtheencryption [4], which rates reached500Mb/sec with125MHzclockrate.Theefficiency oftheIDEAciphercanstillbeimprovedifefficient basic modules suchasmodulomultipliers addersareused. Theefficient implementationofthemodulo2ⁿ+1multiplier and basedonnovelcompressorsandsparsetreebasedinverted end around carry adders is presentedin [7]. Even though ofthemodulomultiplierisveryefficiently proposedin[6], the hardware implementation and optimization thearchitecture areconsiderablyimproved in [7]. This is resulted thefulladder byreplacing arrayswiththenovelcompressors andthefinal stageadderwiththesparsetreebasedinvertedendaround carryadder.

 $\label{eq:holds} The paper isorganized as follows; Section II-A introduces multiplexer-based compressors. In Section II-B, the hardware implementation of modulo 2^n + 1 multiplier is given. Section III discusses the proposed implementation of the IDEA cipher which uses modulo 2^{16} + 1 multiplier. A comparison of our implementation to a recently proposed implementation is made in Section IV. Our conclusions are drawn in section V.$

II. PRELIMINARIES AND REVIEW

 $\label{eq:multiplexor} Novelmultiplexor(MUX) based compressors and 2^n +1 multiplier design have been reported in [7] and are briefly reviewed in this section as follows:$

A. Compressors

1) MUXvs.XOR:

ExistingCMOSdesignsof2-1MUX and2-inputXORareshowninFig.1.According to[8], the CMOSimplementation ofMUXperformsbetterintermsofpoweranddelaycomparedtoXOR.Suppose,XandY are

www.ijmer.com Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3020-3025 inputstotheXORgate,theoutputisXY+XY.Thesame XORcanbeir selectbitY.Theefficientimplementationofcompressors[9] isachievedbyusingbo gates.Thisalsoreducesthetotalnumberofgarbageoutputs.

 $\label{eq:XOR} XOR can be implemented using MUX with inputs X, X and is achieved by using both output and its complement of these$

ISSN: 2249-6645

2) DescriptionofCompressors:

A(p,2)compressorwith pinputsX1,X2 ...Xp andtwooutputbitsSumandCarry alongwithcarryinputbitsandcarryoutputbitsis governedbytheequation:



Fig. 1: CMOS implementation of 2-input (a) XOR (b) MUX

$$\sum_{i=1}^{p} X_i + \sum_{i=1}^{t} (C_{in})_i = Sum + 2(Carry + \sum_{i=1}^{p} (C_{out})_i)$$

Blockdiagramofa5:2compressorisshowninFig.2.Efficient designoftheexistingXOR-based 5:2compressor [10,11], which takes 5 inputs and 2 carry inputs, is shown in Fig.3(a). The critical pathelayofthis existing compressor is 4Δ -XOR (delaydenoted by Δ).

$$\begin{array}{c} X_1 X_2 X_3 X_4 X_5 \\ \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \\ C_{out1} \leftarrow 5:2 \text{ Compressor} \\ \hline \\ C_{out2} \leftarrow \\ \hline \\ C_{arry} \quad Sum \end{array} \leftarrow Cin1 \\ \leftarrow Cin2 \\ \hline \\ Carry \quad Sum \end{array}$$

Fig. 2: Block Diagram of a 5:2 compressor

Thenewlydesignedcompressorsusemultiplexersinplace ofXORgates, resulting in high speedarithmetic. Also,as showninFig.3(a)inalltheexistingCMOSimplementations oftheXORandMUX gatesboththeoutput anditscomplementareavailablebutthedesignsofcompressors availablein literaturedonotusetheseoutputsefficiently. IntheCMOS implementation of the MUX if both the selectbit and its complementaregenerated in the previous stage then its output isgeneratedwithmuchless delaybecausetheswitchingofthe transistorisalreadycompleted. Andalsoifboththeselectbit and its complementare generated in the previous stage then the additional stageoftheinverteriseliminatedwhichreducesthe overalldelayinthecriticalpath. ThenewMUX-based design of5:2compressors[9] isshownin Fig.3(b),the delayof which is∆-XOR+3∆-MUX CGEN blockusedinFig.3(b) canbe

obtained from the equation Cout $1 = (x_1 + x_2) \cdot x_3 + x_1 \cdot x_{2and}$ the CMOS implementation is given in Fig. 4.



Fig. 3: 5:2 compressors: (a) existing XOR-based design; (b) new MUX-based design

B.Hardware Implementation of the mod 2^{n} +1 Multi plier/Squarer

The hardwareimplementation of the modulomultiplier consists of three modules. First module is to generate partial products, second module is to reduce the partial products to two final operands and the last module is to add the Sum and Carry operands from partial products reduction to get the final result.

1) Partial products generation: The $n \times n$ partial products matrix is obtained from the n + 1-bitinput vectors. This partialproduct matrix is generated after repositioning the bits of the initial partial product matrix based on several observations presented in [6]. The final partial products matrix after applying all the observations is shown in Fig. 5. The partialproductbits can becomputed from AND, OR and NOT gates. The most complex function of partial product generationmodule is $p_{n-1,n-1}V_{q_{n-2}}$, where $p_{i,j}=a_ib_j$ and $q_i=p_{n,i}Vp_{i,n}$



Fig. 4: CMOS implementation of carry generator block Fig. 5: Final n×n partial product matrix showing 2^{n-1} , 2^{n-2} , (CGEN) for the proposed design. $2^{n-3} \dots 2^2$, 2^1 and 2^0 columns.

2) **Partialproductsreduction:**Thisisthemostimportant modulewhichlargelydeterminesthecriticalpathdelayand theoverallperformance of themultiplier.Hencethismodule needs ob designeds as to get minimumdelayand consume lesspower. The implementations from the literature [5,6,13] usefull adders (FA) and half adders (HA) to construct thismodule.

Theseries of full adders in any column can be replaced by the novel compressors that take the same number of inputs. In the proposed implementation use of suggested compressors is done which not only reduces the delay and power consumption but also the area of the circuit. For a modulo 2^{16} + 1 multiplier in IDEA cipher the Carry Save Adder (CSA) array implementation using Full Adders requires fifteen full adders in series in any column, these fifteen full adders can be replaced by two 7:2 compressors, one 5:2 compressors and two 3:2 compressors.

Correction factor computation is an important step while generating the partial products matrix. The full adder implementation [6] and the compressor based implementations [7]result in the same value. Because of the space constraints, computation of the correction factor COR for full adder implementation [6] is not given in this paper. COR computation for compressor implementation involves computingonly COR2, because COR1 is obtained based on repositioning of the partial productterm, which issame for both implementations. The correctionfactor COR2 computation for FA implementation which has n-1 stages of additions is shown in [6]. And the COR2 computation for the proposed multiplier implementation using the compressors also yields the same result. Since, any (p, 2) compressor can be primarily designed using p- 2 FAs which give p - 2 carry outs with 2^n weight. Hence, the overall correction factor COR computation for CSA array FA implementation and compressor implementation yield the same result i.e., 3 as shown in [5].

3) Final Stage addition: The partial product reduction module gives one n-bit carry vector and one n-bit sum vector which need to be added in the final stage addition module. Very efficient parallel prefix adders are designed to do this operation [2].

Suppose S and C are sum and carry vectors produced after the partial product reduction section. As it is shown in the work of Zimmerman [2] that

www.ijmer.com

Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3020-3025 $|S + C + 1|_{2^{n}+1} = |S + C + \overline{Cout}|_{2^{n}}$ ISSN: 2249-6645

(1)



Fig. 6: Inverted EAC adder implemented using sparse tree structure

Equation (1) can be implemented using an invertedEnd-Around-Carry adder [2, 5, 6]. Even though the propagation delay of this adder is in the order of log2n, it has a drawback of high interconnect complexity and high fan-out. This can be overcome by sparse tree adder [12, 16] based on the prefix network logic. The sparse tree adder generates the carry for every four bits instead of generating it at every stage and using a carry select block for selecting the final carry after the prefix network. This sparse tree adder was proven to be much more efficient in terms of both delay and power when compared with the existing prefix tree based adders [14]. Hence this sparse tree can be used to design Inverted-End-Around-Carry adder. The newly designed Inverted-End-Around-Carry adder using sparse tree adder structure is shown in Fig. 6. This Inverted-EAC adder is used in the final stage addition of the modulo 2n+1 multiplier. The proposed implementation of the modulo 216 + 1 multiplier for IDEA cipher is shown in Fig. 7 and $R_{16}R_{15}$: : $R_2R_1R_0$ represents the final product of the modulo 216 + 1 multiplier.

III. NOVEL IMPLEMENTATION OF IDEA CIRCUIT USINGTHE PROPOSED MODULO 2^N+ 1 MULTIPLIER/SQUARER

The modulo 2n + 1 computation is an integral part of the International Data Encryption Algorithm (IDEA) where n = 16 [1, 4, 15]. Three major operations that decide the overall delay and performance of IDEA cipher are:

- 1) Modulo 216 addition;
- 2) Bitwise-XOR;
- 3)Modulo 216 + 1 multiplication/squaring.

As the first two operations take less time and are easy to implement, the delay and power efficiency of the entire IDEA cipher depends significantly on the modulo 216 + 1 multiplication/squaring operation. Hence, the IDEA cipher is implemented using the proposed modulo multiplier and compared with the existing implementations.



Fig. 7: Novel implementation of the modulo 2¹⁶+1 multiplier using efficient compressors

www.ijmer.com Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3020-3025 ISSN: 2249-6645

Toencrypt adatablockusingIDEAcipher, the datashould be processed through three modulo multiplication operations in a single round and the manipulated data again shouldPass through seven such rounds iteratively and a final outputtransformation to produce the final encrypted output. TheIDEA cipher takes 64-bit input data and produces a 64-bitcipher text with a 128-bit key. The encryption and decryptionalgorithms in IDEA are almost identical except they utilize two different sets of sub key generated by the same key with different processes. The IDEA encryption and decryptionprocesses consist of eight rounds of data manipulation usingsubkeys and a final output transformation stage. In this cipher, all the operations are carried out on 16-bit sub-blocks. In theencryption process, the input data block of 64-bits is divided into 4 sub blocks of 16-bits each (X1;X2;X3;X4). 52 sub-keys for the encryption process are generated from the original 128-bit key by shifting a part of it. Out of the 52 subkeys, sixdifferent subkeys (i.e., $Z_1^{(r)}; Z_2^{(r)}; Z_3^{(r)}; Z_4^{(r)}; Z_5^{(r)}$ and $Z_6^{(r)}$, where *r* is the roundnumber) are used for each round and theremaining 4 subkeys are used in the final output transformationstage. The 16-bit outputs at each round are represented as $Y_1^{(r)}$; $Y_2^{(r)}$; $Y_3^{(r)}$; $Y_4^{(r)}$ and W_1 ; W2; W3; W4 are the outputs of the final output stage transformation. The 52 subkeys used for the decryption process are obtained using a different algorithm[17]. As shown in Fig. 8, the critical path consists of three modulo 216 + 1 multiplication operations, two modulo 216 addition operations and two 16-bit XOR operations in eachround. In the final output transformation stage, critical path consists of a single modulo 216 + 1 multiplication operation. The throughput of the IDEA cipher can be improved, if thedelay of the modulo 216+1 multiplication operation is reduced in the pipelined implementation of the IDEA cipher. Fig. 8shows the data path of encryption process of the IDEA cipherand datapath of a single round with 4 pipeline stages with the proposed modulo multiplier.

IV. EXPERIMENTAL SIMULATIONAND RESULTS

The proposed design of the IDEA cipher with four pipelinestages using novel modulo 2n+1 multipliers is used to analyse and compare with the well-known IDEA cipher implementations. The use of the novel modulo multiplier improves thethroughput and performance of the IDEA cipher significantly.

A. Simulation environment

All the simulations have been carried out using MentorGraphics ASIC (Application-Specific IC) design suite. Theproposed IDEA cipher design is specified using Verilog HDLand the multiplier descriptions are mapped on a 0.18 _mCMOS standard cell library usingLeonardo Spectrum synthesis tool from Mentor Graphics.



Fig. 8: Datapath of IDEA cipher with 4 pipeline stages

The design is optimized forhigh speed performance. Netlists generated from synthesis toolare passed on to standard route and place tool; the layouts areiteratively generated to get the circuits with minimum area. The calculation of power and delay are carried out using theEldosimulation tool. The proposed experimental simulationhas been performed at 1.8V with all inputs fed at a frequency of 25MHz.

B. Simulation results

The IDEA cipher is implemented using both the proposed multiplier and the multipliers presented in [6]. Various performancemeasurements including encryption rate, delay and area for the IDEA cipher using both the proposed multiplier and the existing multiplier are parametrically obtained and listed in Table I. As expected, the proposed IDEA circuit implementation achieves significant improvements interms of through put (i.e., encryption rate), latency (i.e., critical path delay) and area (i.e., circuit area).

ISSN: 2249-6645

www.ijmer.com

Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3020-3025 TABLE I: Comparison of the performance measurements for IDEA cipher

Performance Measurement	Using proposed multipliers	Using the mul- tipliers in [6]	% Improve- ment
Encryption Rate (<i>Mb/sec</i>)	460.25	412.15	11.25
Critical path delay (nS)	4.372	5.168	15.4
Area of the cipher (mm^2)	3.68	4.22	12.79

V. CONCLUSION

A hardware implementation of the IDEA cipher using novelmodulo 2^{n} +1multipliers is presented in this paper. It is shown that the proposed modulo 2^{n+1} multiplier improves the performance of the various cryptographic algorithms used insecure communication systems of networked instrumentation and distributed measurement systems. Efficient compressors and sparse tree based inverted end around carry adders are used to reduce the delay and complexity of the multiplier. Simulations are performed on the known implementation and the proposed implementation. The presented implementation is proven to perform better than the existing one invarious aspects, (i.e., through put and critical path delay).

REFERENCES

- [1] R. Zimmermann, A. Curiger, H. Bonnenberg, H. Kaeslin, N. Felber and W. Fichtner, A 177 Mb/s VLSI implementation of the international dataencryption algorithm, IEEE J. Solid-State Circuits, 1994, 29, (3), pp.303-307
- [2] R. Zimmerman, Efficient VLSI implementation of modulo $(2^n _ 1)$ addition and multiplication, IEEE trans. Comput., 2002, 51, pp. 1389-1399.
- [3] O. Cheung, K. Tsoi, P. Leong and M. Leong, Tradeoffs in parallel andserial implementations of the international data encryption algorithmIDEA, Lecture Notes in Computer Science, vol. 2162, pp. 333-340,2001.
- [4] M. Leong, O. Cheung, K. Tsoi, and P. Leong, A bit-serial implementation of the international data encryption algorithm IDEA, 2000 IEEESymposium on Field-Programmable Custom Computing Machines, pp.122-131, 2000.
- [5] C. Efstathiou, H. Vergos, S. Dimitrakopoulos and D. Nikolos, Efficient diminished-1 modulo 2^n + 1 multipliers, IEEE Trans. Comput., 2005,54, pp. 491-496.
- [6] H. Vergos and C. Efstathiou, Design of efficient modulo 2^{n} + 1multipliers, IETComput. Digit. Tech., 2007, 1, (1), pp. 49-57.
- [7] R. Modugu, N. Park and M. Choi, A Fast Low-Power Modulo²ⁿ+ 1 Multiplier Design, 2009 IEEE International Instrumentationand Measurement Technology Conference, pp.951-956, May 2009.
- [8] R. Zimmermann and W. Fichtner., Low-power logic styles: CMOSversus pass-transistor logic, IEEE J. Solid- State Circuits, vol. 32, pp.1079-1090, July 1997.
- [9] S. Veeramachaneni, L. Avinash, M. Rajashekhar and M. Srinivas, Efficient Modulo (2k_1) Binary to Residue Converters Systemon-Chip for Real-Time Applications, The 6th International Workshop onDec. 2006 pp.195 - 200.
- [10] C. Chang, J. Gu and M. Zhang, Ultra low-voltage lowpower CMOS4-2 and 5-2 compressors for fast arithmetic circuits, IEEE J. Circuitsand Systems I, Vol. 51, No. 10, pp. 1985- 1997, 2004
- [11] M. Rouholamini, O. Kavehie, A. Mirbaha, S. Jasbi and K. Navi, ANew Design for 7:2 Compressors, Computer Systems and Applications, 2007. AICCSA '07. IEEE/ACS International Conference on 13-16 May2007 Page(s):474 - 478.
- [12] S. Mathew, M. Anders, R. Krishnamurthy and S. Borkar, A 4-GHz130-nm address generation unit with 32-bit sparse-tree adder core,IEEE Journal of Solid-State Circuits, Volume 38, Issue 5, May 2003Page(s):689 - 695.
- [13] Zhongde Wang, Graham A. Jullien, William C. Miller., An efficient treearchitecture for modulo 2*n* +1 multiplication, VLSI Signal Processing14(3): 241-248 (1996).
- [14] P. Kogge and H. S. Stone., A parallel algorithm for the efficient solution f a general class of recurrence equations, IEEE Trans. Comput., vol.C-22, pp. 786-793, Aug 1973.
- [15] A. Curigeret. al., VINCI: VLSI Implementation of the New Secret-keyBlock Cipher IDEA, Proc. of the Custom Integrated CircuitsConference, San Diego, USA, May 1993
- [16] Yan Sun, DongyuZheng, Minxuan Zhang, and Shaoqing Li HighPerformance Low-Power Sparse-Tree Binary Adders, 8th InternationalConference on Solid state and Integrated Circuit Technology, ICSICT2006.
- [17] Yi-Jung Chen, Dyi-Rong Duh, Yunghsian Sam Han: Improved Modulo(2ⁿ+1) Multiplier for IDEA, J. Inf. Sci. Eng. 23(3):911-923(2007)